Introduction
Since November 1970 an inter-Laboratory group has been supporting the development of a hybrid integrated circuit for multiwire proportional chambers.
The details of the origin of this effort are given in an earlier publication. 1 The laboratories and personnel involved in continuing the support of this effort are NAL (M. Atac), LBL (II. Steiner and F. Kirsten). LAMPF (R. Martin and H. Thiessen). ANL (T. Droege), BNL (E. Plainer), University of Chicago (T: Nunamaker), University of Illinois (L. Koester), and SLAC. These eight laboratories are purchasing prototype units for evaluation in order to stimulate development of an economical, versatile circuit.
To date, as reported earlier, 2 the major effort has centered around two companies, Fairchild Semiconductor of Mountain View, California, and Texas Instruments of Dallas, Texas. Although others have since become involved in developing hybrids, these more recent efforts will not be covered in this report.
With both the above named companies, an effort to obtain operational prototypes meeting a joint Laboratory specification, 3 i.e., 1 mV input sensitivity, matched controllable thresholds, matc!ied controllable time delays, and parallel readout gated latches, has been continuing for the past l-1/2 years . These efforts recently came to fruition when Fairchild Semiconductor delivered its first operational hybrid prototypes.
These units have been given an initial evaluation at SLAC; a discussion of the device and its performance are the subject of the remainder of this paper.
General Specification
A block diagram and timing diagram of the functional circuit are shown in Figs. 1 and 2 respectively. The (revised) joint Laboratory specification is summarized in Table I. In the original specification, packaging and separation of functions was not dictated, but various possible options were recognized.
Fairchild Hybrid
The Fairchild hybrid has been designed in two sections, a B-channel amplifier section, designated SHO997, and a 4-channel delay-gated-latch section, designated SHll53.
The circuits are shown in Figs. 3 and 4; Fairchild's specifications are summarized in Tables II and IIl. The package outline is shown in the photo of Fig. 5 . For comparison, a pair of units representing 4 complete channels is shown beside a circuit board containing 4 discrete channels of the identical circuit.
The form factor of the hybrid is improved by X4 or X5 over the discrete circuit; in addition, the thickness is such that individual units can be placed side by side on 8 mm centers (4 chamber wires spaced by 2 mm).
The initial prototypes were made with printed card edge contacts on 50 mil centers. This wiIl mate with a Winchester CDXD2427 or equivalent connector (single row of 40 pins). An optional format to the card edge contacts is a row of wire pins which could mate directly with individual contact pins or solder holes.
The pin connections for the 2 units are given in Tables  IV and V. 
Tests and Results
An initial evaluation of most of the important parameters has been made on 3 -SH0997's and 2 -SH1153's. ' Current requirements.
The important results are summarized below.
Typical waveshapes at various points are shown in the photos of Figs. 7 through 12b. Figure 7 shows the fast OR output together with the direct output from a single channel. For this photo, the fast OR output is driving 50 fi, ac coupled, and the direct output is loaded with a 500 D pullup. Figure 8 shows the maximum crosstalk on an adjacent channel with a (-) overdrive of 40 dB over threshold.
For a (+) signal of equal amplitude, there is no detectable crosstalk whatever. Figure 9 shows the shape of the fast OR output and the monostable OR output, both driving 50 52. The latter output cannot quite drive a full TTL level into 50 9, which accounts for the roughly 3-volt amplitude. Figure 10 shows the monostable output variation as a function of control voltage. Note that the maximum voltage applied was 10 V; whereas a control voltage of at least 14 volts is possible.
The latter should correspond to a monostable delay of ( 25 0 ns . Figures lla, llb, 12a, and 12b show the mono&able matching between 4 channels in the 2 different devices, and at 2 different control voltages, 5.00 and 10.00 volts. Note that in fabrication the units were matched to 400 ns at a control voltage of 7.00 volts. Note also that for these measurements, the same front-end (SH0997) was used, with a constant input signal of -10 mV. Figure 13 shows the time delay from input to fast OR output as a function of amplitude for a fixed threshold reference .input of -100 mV, for all 12 channels of 3 units. The curves show the two extreme (high and low) channels. The reference setting of -100 mV theoretically corresponds to an input threshold setting of -1 mV; note however that most of the thresholds lie around 3 mV. Lowering the reference voltage to zero was seen to drop some of the thresholds to a stable -1 to -1.5 mV (see one point shown for illustration). If a +l mV reference was applied, however, some channels became unstable, indicating that a zero threshold had indeed been reached. The pulse used for this test had a 5 ns risetime and was differentiated through a 10 pF series capacitor.
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The explanation for this behavior is that the individual channels are not as well nulled as they should be (the nulling requires a laser trimming operation), and there is a 1.5 to 2 mV spread in the actual thresholds.
The reason for this mismatch is due primarily to inherently poor resolution in the particular laser used to trim the units; however, Fairchild is implementing a much better laser system and feels there will be no difficulty in guaranteeing the -1 mV minimum sensitivity specification in future units.
- Figure 14 shows the result of sliding a 30 ns write gate over the trailing edge of the monostable and observing the direct latched outputs of all 8 channels of 2 units. For this test the same front end, signal level, and control voltages were used in both cases, while the logic units were interchanged. The noteworthy points are: Again, a similar explanation to that concerning the laser trimming of the front ends is in order, and future matching will be even better than shown. Note however that even though this measurement is made at a control voltage of 10.00 V, rather than at the matching point of 7.00 V (400 ns), the total delay variation is still within specifications. It should also be noted that the trimming was done observing the pulse width, rather than the total delay from monostable trigger to trailing edge; thus a small error due to differences in propagation delay may account for the group mismatch noted between the two units. (The matching procedure has been corrected for future operations.)
Other Measurements Several additional measurements should be noted: a, Threshold vs. reference voltage. At a setting of -1000 mV, corresponding to a threshold of -10 mV, all channels agreed to within 1 dR (-10%). At the other extreme for the movement of cooling air through densely packaged circuits.
In view of such large currents, distribution systems will have to be well designed in order to assure good regulation at the device. It is particularly important that the analog section voltages, as well as the threshold and delay control voltages, be well regulated.
Problems Noted
Two problems were noted, neither of which appears difficult to correct.
The first is that the SH0997 outputs were narrower than intended and had difficulty triggering the SHll53. This is apparently due to the shaper one-shot 30 pF capacitor coming out smaller than anticipated.
The units were made to work for these tests by adding a 20 pF capacitor externally.
This problem is being solved in future prototypes by correcting the size of the internal capacitor.
The second problem was that the Read gate did not function, such that the gated outputs were always present. This was traced to an internal bonding error and the problem has been corrected. 6 . Cost SLAC has initiated a Request for Proposal to Fairchild Semiconductor, as well as to several other companies, requesting formal price and delivery based on estimated quantities from a large group of Laboratories.
This proposal gives firm prices valid for a l-year period, which may be obtained by any Laboratory referencing the quotation. In large quantities, prices are under $7/channel.
For purposes of comparison, a detailed cost estimate of the discrete version at the 10K channel level indicates a cost of $7-$8.65/chaMel, depending upon whether IC sockets are used.
It should be remembered when making comparisons of this sort that discrete boards must be checked, debugged and calibrated after fabrication; whereas the hybrids are individually tested and calibrated on the assembly line. The laser trimming operation accounts for a significant portion of the cost of the hybrid; hence the equally significant cost of testing and setting discrete boards should always be considered.
Summary and Conclusion
as shown in Fig. 13 , the spread between all channels at -100 mV reference was 3-4 dR due to the mismatch discussed earlier.
In general, if the low end matching is improved, it appears that all thresholds will track to within 1 dl3, and that the control will be quite linear with control voltage.
From the performance data measured, it appears that the SHO997 and SH1153 prototypes come very close to meeting all the significant points of the joint Laboratory specification. The major exception noted, that of non-ideal matching of thresholds, appears to be a question of procedure and not a fundamental limitation. This is reinforced by the fact that b. Threshold vs. power supply voltage. The front-end Fairchild is maintaining the 1 mV minimum sensitivity power supplies were varied to -7.20, -6.80 for the -7 volts specification. Similarly, the problem of the fast OR width and to 5.20, 4.80 for the +5 volts. The worst change was a and the Read gate error appear easily soluble. 2-3 dR decrease in threshold at 4.80 volts. The other variations caused changes of 1 or 2 dl3. All channels behaved in
The operation of the SH1153 appears to meet all signifia similar fashion and no instabilities were observed. cant specifications.
In both units, all signals are exceptionally clean and inter-channel crosstalk appears insignificant c. Temperature tests. One set of units (SHO997 No. 2 for either polarity of overdrive.
and SH1153 No. 4) were operated at 20°, 35' and 50°C. The maximum change in threshold on any channel over this range With the corrections noted, it appears that future units was -1 dR on channels 1 and 4. Channels 2 and 3 showed no should meet or exceed all the major points of the joint change. For the monostable, channels 1 through 4 varied by Laboratory specifications for proportional wire chamber +6, +6.5, +6 and +7 ns respectively over the range of 20 to integrated circuits. 50°C, at an overall delay of 365 ns. This corresponds to +2% change in 30°C, well within the desired specification.
8. Acknowledgements d. Power consumption. Both units together consume about 40 mA at -7 V and 230 mA at +5 V, or 356 mW per channel. The packages appear to run slightly warm to touch, but well within capabilities for a ceramic substrate. Note
The hybrid development began as a joint Laboratory project and therefore many individuals have made important contributions.
In addition to those Laboratory members that any large system will have to handle heavy currents mentioned in the Introduction, others deserving mention are (e. g., 575 A at +5 V for 10,000 channels) and should provide Negative only. Positive pulses will be ignored.
External ac coupling is recommended. The minimum permissible dc resistance to ground from any input is 200 k0.
-1 mV minimum to -200 mV maximum.
ilO nV/OC typical; *20 pV/OC maximum.
2.2 kD typical, 2 k-Q minimum. 500 PV typical, 800 I.~V minimum.
18 ns typical, 28 ns maximum.
14 ns typical, 24 ns maximum. 
